Senior / Physical Design Engineer
ALPSOFT TECHNOLOGIES PTE. LTD.
Responsibilities
- Full responsible for Netlist-to-GDS physical design implementation of 12nm/6nm/4nm and below advanced process chips.
- Block owner, take block of 2~3 Million instances, working on Synthesis/APR(auto place and route)/Signoff
- Block coordinator role for more than 5~10 blocks, solving the critical issue and give the solution to block owners.
- TOP role for the complicated hierarchical chip (more than 20 Million instances plus 500+ macros), doing floorplan and partition, responsible for full chip tapeout
Requirements
- Bachelor/Master Degree in Electrical/Computer Engineer.
- Experience in physical design with tape-outs.
- Knowledge of complete Netlist-to-GDS flow, Synopsys/Cadence tools like ICC2 or Innovus.
- Good in script programming with Perl, TCL/TK or other languages.
For employers only
Is this your company's job post? Verify ownership to manage this listing and receive applications directly.
Claim this listingLooking to apply for this job? Use the Apply button above.
See more jobs in Singapore, Singapore